完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Bo-Zhouen_US
dc.contributor.authorChen, Hung-Mingen_US
dc.contributor.authorHuang, Li-Daen_US
dc.contributor.authorPan, Po-Chengen_US
dc.date.accessioned2014-12-08T15:19:34Z-
dc.date.available2014-12-08T15:19:34Z-
dc.date.issued2009-01-01en_US
dc.identifier.isbn978-1-60558-522-2en_US
dc.identifier.issnen_US
dc.identifier.urihttp://hdl.handle.net/11536/13934-
dc.description.abstractDue to inefficient calculation in current critical area analyzer, in this work we present a method of extracting critical area for short faults from the mask layout of an integrated circuit. The method is based on the concept of sampling framework and the geometry computation of critical area. By constructing the density table of layout, our weighted sampling approach can be more efficient, thus more suitable for the larger layout. The algorithm has been implemented on OpenAccess platform to allow efficient extraction of the critical area from an arbitrary mask layout. The results show that this method can reduce computation cost, and can still maintain the accuracy at the same time.en_US
dc.language.isoen_USen_US
dc.titleA Stochastic-Based Efficient Critical Area Extractor on Open Access Platformen_US
dc.typeArticleen_US
dc.identifier.journalGLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSIen_US
dc.citation.volumeen_US
dc.citation.issueen_US
dc.citation.spage197en_US
dc.citation.epage202en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
顯示於類別:會議論文