完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Pei-Yuen_US
dc.contributor.authorVan, Lan-Daen_US
dc.contributor.authorReddy, Hari C.en_US
dc.contributor.authorLin, Chin-Tengen_US
dc.date.accessioned2014-12-08T15:19:53Z-
dc.date.available2014-12-08T15:19:53Z-
dc.date.issued2009en_US
dc.identifier.isbn978-1-4244-3827-3en_US
dc.identifier.urihttp://hdl.handle.net/11536/14100-
dc.description.abstractIn this paper, we propose two new two-dimensional (2-D) IIR and FIR filter architectures for 2-D transfer function using fourfold rotational symmetry. The presented type-I structure with fourfold rotational symmetry has the lowest number of multipliers, and zero latency. Importantly, the proposed type-II IIR filter possesses high speed, local broadcast, and the same number of multipliers and latency as the type I shows at expense of a slight increment of number of delay elements.en_US
dc.language.isoen_USen_US
dc.titleA New VLSI 2-D Fourfold-Rotational-Symmetry Filter Architecture Designen_US
dc.typeProceedings Paperen_US
dc.identifier.journalISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5en_US
dc.citation.spage93en_US
dc.citation.epage96en_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:000275929800024-
顯示於類別:會議論文