完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLiu, Pang-Shiuanen_US
dc.contributor.authorLin, Ching-Tingen_US
dc.contributor.authorHudec, Borisen_US
dc.contributor.authorHou, Tuo-Hungen_US
dc.date.accessioned2018-08-21T05:52:51Z-
dc.date.available2018-08-21T05:52:51Z-
dc.date.issued2017-11-24en_US
dc.identifier.issn0957-4484en_US
dc.identifier.urihttp://dx.doi.org/10.1088/1361-6528/aa8fb0en_US
dc.identifier.urihttp://hdl.handle.net/11536/144015-
dc.description.abstractCarrier transport in layered transition-metal dichalcogenides is highly sensitive to surrounding charges because of the atomically thin thickness. By exploiting this property, we report a new internal current amplification mechanism through positive feedback induced by dielectric hole trapping in a MoS2 back-gate transistor on a tantalum oxide substrate. The device exhibits an extremely steep subthreshold slope of 17 mV/decade, which is strongly dependent on the substrate material and drain bias. The steep subthreshold slope is attributed to the internal current amplification arising from the positive feedback between hole generation in MoS2 triggered by large lateral electric field and Schottky barrier narrowing induced by localized hole trapping in tantalum oxide near the source contact.en_US
dc.language.isoen_USen_US
dc.subjecttwo-dimensional transition-metal dichalcogenides (TMDs)en_US
dc.subjectcurrent amplificationen_US
dc.subjectcharge trappingen_US
dc.subjectsubthreshold slopeen_US
dc.titleInternal current amplification induced by dielectric hole trapping in monolayer MoS2 transistoren_US
dc.typeArticleen_US
dc.identifier.doi10.1088/1361-6528/aa8fb0en_US
dc.identifier.journalNANOTECHNOLOGYen_US
dc.citation.volume28en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000414173200003en_US
顯示於類別:期刊論文