完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChang, You-Taien_US
dc.contributor.authorPeng, Kang-Pingen_US
dc.contributor.authorLi, Pei-Wenen_US
dc.contributor.authorLin, Horng-Chihen_US
dc.date.accessioned2018-08-21T05:53:36Z-
dc.date.available2018-08-21T05:53:36Z-
dc.date.issued2018-04-01en_US
dc.identifier.issn0021-4922en_US
dc.identifier.urihttp://dx.doi.org/10.7567/JJAP.57.04FP06en_US
dc.identifier.urihttp://hdl.handle.net/11536/144916-
dc.description.abstractIn this paper, we report on a novel fabrication process for the production of junctionless field-effect transistors with an ultrathin polycrystalline silicon (poly-Si) tube channel in a gate-all-around (GAA) configuration. The core of the poly-Si tube channel is filled with either a silicon nitride or a silicon oxide layer, and the effects of the core layers on the device characteristics are evaluated. The devices show excellent switching performance, thanks to the combination of the ultrathin tube channel and the GAA structure. Hysteresis loops in the transfer characteristics of the nitride-core devices are observed, owing to the dynamic trapping of electrons in the nitride core. (C) 2018 The Japan Society of Applied Physics.en_US
dc.language.isoen_USen_US
dc.titleFabrication and characterization of novel gate-all-around polycrystalline silicon junctionless field-effect transistors with ultrathin horizontal tube-shape channelen_US
dc.typeArticleen_US
dc.identifier.doi10.7567/JJAP.57.04FP06en_US
dc.identifier.journalJAPANESE JOURNAL OF APPLIED PHYSICSen_US
dc.citation.volume57en_US
dc.contributor.department電機學院zh_TW
dc.contributor.departmentCollege of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000430981800152en_US
顯示於類別:期刊論文