Full metadata record
DC FieldValueLanguage
dc.contributor.authorZimmer, Brianen_US
dc.contributor.authorLee, Yunsupen_US
dc.contributor.authorPuggelli, Albertoen_US
dc.contributor.authorKwak, Jaehwaen_US
dc.contributor.authorJevtic, Ruzicaen_US
dc.contributor.authorKeller, Benen_US
dc.contributor.authorBailey, Stevenen_US
dc.contributor.authorBlagojevic, Milovanen_US
dc.contributor.authorChiu, Pi-Fengen_US
dc.contributor.authorHanh-Phuc Leen_US
dc.contributor.authorChen, Po-Hungen_US
dc.contributor.authorSutardja, Nicholasen_US
dc.contributor.authorAvizienis, Rimasen_US
dc.contributor.authorWaterman, Andrewen_US
dc.contributor.authorRichards, Brianen_US
dc.contributor.authorFlatresse, Philippeen_US
dc.contributor.authorAlon, Eladen_US
dc.contributor.authorAsanovic, Krsteen_US
dc.contributor.authorNikolic, Borivojeen_US
dc.date.accessioned2018-08-21T05:53:58Z-
dc.date.available2018-08-21T05:53:58Z-
dc.date.issued2016-04-01en_US
dc.identifier.issn0018-9200en_US
dc.identifier.urihttp://dx.doi.org/10.1109/JSSC.2016.2519386en_US
dc.identifier.urihttp://hdl.handle.net/11536/145406-
dc.description.abstractThis work demonstrates a RISC-V vector microprocessor implemented in 28 nm FDSOI with fully integrated simultaneous-switching switched-capacitor DC-DC (SC DC-DC) converters and adaptive clocking that generates four on-chip voltages between 0.45 and 1 V using only 1.0 V core and 1.8 V IO voltage inputs. The converters achieve high efficiency at the system level by switching simultaneously to avoid charge-sharing losses and by using an adaptive clock to maximize performance for the resulting voltage ripple. Details about the implementation of the DC-DC switches, DC-DC controller, and adaptive clock are provided, and the sources of conversion loss are analyzed based on measured results. This system pushes the capabilities of dynamic voltage scaling by enabling fast transitions (20 ns), simple packaging (no off-chip passives), low area overhead (16%), high conversion efficiency (80%-86%), and high energy efficiency (26.2 DP GFLOPS/W) for mobile devices.en_US
dc.language.isoen_USen_US
dc.subjectAdaptive clocken_US
dc.subjectDC-DC conversionen_US
dc.subjectdynamic voltage and frequency scaling (DVFS)en_US
dc.subjectfully integrated converteren_US
dc.subjectintegrated voltage regulatoren_US
dc.subjectnoninterleaveden_US
dc.subjectRISC-Ven_US
dc.subjectsimultaneous-switchingen_US
dc.subjectswitched-capacitoren_US
dc.titleA RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC-DC Converters in 28 nm FDSOIen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/JSSC.2016.2519386en_US
dc.identifier.journalIEEE JOURNAL OF SOLID-STATE CIRCUITSen_US
dc.citation.volume51en_US
dc.citation.spage930en_US
dc.citation.epage942en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.identifier.wosnumberWOS:000374404300014en_US
Appears in Collections:Articles