完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLiu, Yen-Linen_US
dc.contributor.authorLi, Chun-Hsingen_US
dc.contributor.authorKuo, Chien-Nanen_US
dc.date.accessioned2018-08-21T05:56:36Z-
dc.date.available2018-08-21T05:56:36Z-
dc.date.issued2010-01-01en_US
dc.identifier.urihttp://hdl.handle.net/11536/146386-
dc.description.abstractIn this work a low-power double-balanced mixer is designed to operate at 5-GHz. The circuit topology is chosen available for low supply voltage below 1 V. The mixer consists of a transconductance stage and PMOS switching pairs in a folded topology. Phase splitting function is integrated in the transconductance stage, composed of a common-gate and a common-source transistors. Output balance condition and noise performance of the transconductance stage are analyzed. Realized in 0.18-um CMOS technology, the measured input return loss and voltage conversion gain are 11 dB and 10.4 dB, respectively. The input third-order intercept point (IIP3) is 3.8 dBm while consuming only 2 mW from supply voltage of 1 V.en_US
dc.language.isoen_USen_US
dc.titleLow Voltage Low Power 5-GHz Double-Balanced Mixer with Active Phase Splitteren_US
dc.typeProceedings Paperen_US
dc.identifier.journal2010 ASIA-PACIFIC MICROWAVE CONFERENCEen_US
dc.citation.spage550en_US
dc.citation.epage553en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000394046200137en_US
顯示於類別:會議論文