<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

Investigation and Comparison of Design Space for Ultra-Thin-Body GeOI/SOI Negative Capacitance FETs

Thumbnail Image

Date

2017-01-01

Authors




Journal Title

Journal ISSN

Volume Title

Publisher

DOI

Abstract

Description

Keywords

Citation

URI

https://ir.lib.nycu.edu.tw/handle/11536/146759

Collections

會議論文;;Conferences Paper

Endorsement

Review

Supplemented By

Referenced By