標題: A DVS Embedded Power Management for High Efficiency Integrated SoC in UWB System
作者: Lee, Yu-Huei
Wang, Shih-Jung
Yang, Yao-Yi
Zheng, Kuo-Lin
Chen, Po-Fung
Hsieh, Chun-Yu
Ke, Yu-Zhou
Chen, Ke-Horng
Chen, Yi-Kuang
Huang, Chen-Chih
Lin, Ying-Hsi
電控工程研究所
Institute of Electrical and Control Engineering
公開日期: 2009
摘要: The proposed power management module with 1 V low-voltage PWM controller and dynamic self-biasing mechanism is designed to integrate with ultra-wide band (UWB) system. The on-chip pre-regulator with power conditioning circuit provides a constant and noiseless supply voltage. Instead of using large external compensation circuit, the compensation enhancement multistage amplifier increases system loop gain and stabilizes the system. Moreover, the proposed self-biasing mechanism enhances the power conversion efficiency by 4 % through the handover technique. The fabricated power management module occupies 0.356 mm(2) silicon in 65nm CMOS. With the excellent line/load transient response and the highest efficiency about 93.5%, the proposed power management has the qualification to be integrated in today's system-on-chip (SoC) applications.
URI: http://hdl.handle.net/11536/15000
http://dx.doi.org/10.1109/ASSCC.2009.5357159
ISBN: 978-1-4244-4434-2
DOI: 10.1109/ASSCC.2009.5357159
期刊: 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC)
起始頁: 321
結束頁: 324
顯示於類別:會議論文


文件中的檔案:

  1. 000298194200081.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。