完整後設資料紀錄
DC 欄位語言
dc.contributor.authorYang, Huan-Chienen_US
dc.contributor.authorHuang, Han-Hsiangen_US
dc.contributor.authorChen, Chi-Linen_US
dc.contributor.authorHuang, Ming-Hsinen_US
dc.contributor.authorChen, Ke-Homgen_US
dc.date.accessioned2019-04-02T06:04:43Z-
dc.date.available2019-04-02T06:04:43Z-
dc.date.issued2008-01-01en_US
dc.identifier.issn1548-3746en_US
dc.identifier.urihttp://hdl.handle.net/11536/151168-
dc.description.abstractCurrent feedback compensation technique (CFC) can adaptively adjust the phase margin for achieving better transient response than that with variant phase margin at different load current conditions. Not only fast transient response is attained due to suitable phase margin but also the minimum load current limitation can be greatly reduced to about 50 mu A without sacrificing bandwidth at tight load current condition. Besides, CFC technique can have high PSRR bandwidth with compatible compensation capacitors compared to the Q-reduction technique [6]. The capacitor-free LDO regulator with CFC technique is fabricated by TSMC 0.35 mu m 2P4M CMOS process with small compensation capacitors 5pF and 1.5pF. Experimental results demonstrate that the minimum load can be reduced to 50 mu A and transient response time with adaptively phase margin control is smaller than 1 mu s.en_US
dc.language.isoen_USen_US
dc.titleCurrent Feedback Compensation (CFC) Technique for Adaptively Adjusting the Phase Margin in Capacitor-Free LDO Regulatorsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2en_US
dc.citation.spage5en_US
dc.citation.epage8en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.identifier.wosnumberWOS:000261729500002en_US
dc.citation.woscount1en_US
顯示於類別:會議論文