完整後設資料紀錄
DC 欄位語言
dc.contributor.authorFan, Chia-Chien_US
dc.contributor.authorCheng, Chun-Huen_US
dc.contributor.authorTu, Chun-Yuanen_US
dc.contributor.authorLiu, Chienen_US
dc.contributor.authorChen, Wan-Hsinen_US
dc.contributor.authorChang, Tun-Jenen_US
dc.contributor.authorChang, Chun-Yenen_US
dc.date.accessioned2019-06-03T01:09:17Z-
dc.date.available2019-06-03T01:09:17Z-
dc.date.issued2018-01-01en_US
dc.identifier.isbn978-1-5386-4218-4en_US
dc.identifier.urihttp://hdl.handle.net/11536/152029-
dc.description.abstractFor the first time, we successfully demonstrated that the 4-nm-thick dopant-free HfO2 NCFETs using gate strain can implement an energy-efficient switch of a low gate overdrive voltage and a nearly hysteresis-free sub-40 mV/dec swing. The gate strain favorably rearranges oxygen vacancies and boosts orthorhombic phase transition. Furthermore, the dopant-free HfO2 NCFET can be further improved by in-situ nitridation process. The 4-nm-thick nitrided HfO2 NCFETs achieve a steep symmetric sub-35 mV/dec switch, a sustained sub-40 mV/dec SS distribution, and excellent stress immunity during NC switch. The high-scalability and dopant-free NCFET shows the great potential for the application of future highly-scaled 3D CMOS technology.en_US
dc.language.isoen_USen_US
dc.titleAchieving High-Scalability Negative Capacitance FETs with Uniform Sub-35 mV/dec Switch Using Dopant-Free Hafnium Oxide and Gate Strainen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGYen_US
dc.citation.spage139en_US
dc.citation.epage140en_US
dc.contributor.department電子物理學系zh_TW
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electrophysicsen_US
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000465075200052en_US
dc.citation.woscount0en_US
顯示於類別:會議論文