完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Pin-Junen_US
dc.contributor.authorShen, Chih-Mingen_US
dc.contributor.authorYang, Chih-Chaoen_US
dc.contributor.authorTai, Ming-Chien_US
dc.contributor.authorLo, Wei-Chungen_US
dc.contributor.authorShen, Chang-Hongen_US
dc.contributor.authorHu, Chenmingen_US
dc.contributor.authorChen, Kuan-Nengen_US
dc.date.accessioned2020-10-05T02:01:30Z-
dc.date.available2020-10-05T02:01:30Z-
dc.date.issued2019-01-01en_US
dc.identifier.isbn978-1-7281-6070-2en_US
dc.identifier.issn2150-5934en_US
dc.identifier.urihttp://hdl.handle.net/11536/155282-
dc.description.abstractIn this research, Finite Element Method (FEM) is used to simulate transient thermal conduction in the monolithic three-dimensional integrated circuit (3DIC) with a novel location-controlled-grain (LCG) technique. Through this method, the impact of laser flux, amorphous Si thickness and interlayer dielectric (ILD) thickness on that model can be investigated. Furthermore, with the assistance of thermal damage simulation, we can utilize the optimal process parameters in this state-of-the-art technique to accelerate the development of advanced semiconductor technologies.en_US
dc.language.isoen_USen_US
dc.titleTransient Thermal Damage Simulation for Novel Location-Controlled Grain Technique in Monolithic 3D ICen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2019 14TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2019)en_US
dc.citation.spage104en_US
dc.citation.epage107en_US
dc.contributor.department國際半導體學院zh_TW
dc.contributor.departmentInternational College of Semiconductor Technologyen_US
dc.identifier.wosnumberWOS:000556271500019en_US
dc.citation.woscount0en_US
顯示於類別:會議論文