完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChou, Wen-Shenen_US
dc.contributor.authorHuang, Tzu-Chien_US
dc.contributor.authorLee, Yu-Hueien_US
dc.contributor.authorYang, Yao-Yien_US
dc.contributor.authorSu, Yi-Pingen_US
dc.contributor.authorChen, Ke-Horngen_US
dc.contributor.authorHuang, Chen-Chihen_US
dc.contributor.authorLin, Ying-Hsien_US
dc.contributor.authorLee, Chao-Chengen_US
dc.contributor.authorWen, Kuei-Annen_US
dc.contributor.authorHsu, Ying-Chihen_US
dc.contributor.authorPeng, Yung-Chowen_US
dc.contributor.authorHsueh, Fu-Lungen_US
dc.date.accessioned2014-12-08T15:23:54Z-
dc.date.available2014-12-08T15:23:54Z-
dc.date.issued2012-07-01en_US
dc.identifier.issn0018-9200en_US
dc.identifier.urihttp://hdl.handle.net/11536/16635-
dc.description.abstract"This paper proposes a 55 nm CMOS 12-bit current- steering video digital-to-analog converter (DAC) directly powered by the single-inductor dual-output (SIDO) switching converter to compose a dynamic voltage scaling (DVS) system and improve the power efficiency. Dual-DVS control in both digital and analog circuits can effectively reduce power consumption. With various supply voltages, the video DAC can meet several different specifications in the power optimized (PO) mode. Furthermore, for DAC, the proposed 3S method, including finger separating, splitting and shifting, achieves good differential nonlinearity (DNL) performance to 0.78/0.4 least significant bit (LSB) and integral nonlinearity (INL) 1.3/1.0 LSB (with/without SIDO converter) without additional calibration. It also suppresses the switching noise interference from the SIDO converter. Moreover, for SIDO converter, the cross-regulation performance is greatly improved in both transient and steady state to achieve lowest interference for the analog supply. The total power efficiency can be improved up to 11.5% and 28% in the DVS and the PO mode. The SIDO supplied DAC with the dual-DVS function achieves 69.88 dB spurious free dynamic range (SFDR) at the 1 V output swing and 1 MHz input. The proposed intrinsic 12-bit DAC and SIDO converter achieve high definition video DAC performance with the benefit of area and energy efficiency."en_US
dc.language.isoen_USen_US
dc.subjectSingle-inductor dual-output (SIDO)en_US
dc.subjectdigital to analog converter (DAC)en_US
dc.subjectDC-DC converteren_US
dc.subjectdynamic voltage scaling (DVS)en_US
dc.subjectleast significant bit (LSB)en_US
dc.subjectdifferential nonlinearity (DNL)en_US
dc.subjectintegral nonlinearity (INL)en_US
dc.subjectspurious free dynamic range (SFDR)en_US
dc.titleAn Embedded Dynamic Voltage Scaling (DVS) System Through 55 nm Single-Inductor Dual-Output (SIDO) Switching Converter for 12-Bit Video Digital-to-Analog Converteren_US
dc.typeArticleen_US
dc.identifier.journalIEEE JOURNAL OF SOLID-STATE CIRCUITSen_US
dc.citation.volume47en_US
dc.citation.issue7en_US
dc.citation.epage1568en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000306913500007-
dc.citation.woscount2-
顯示於類別:期刊論文


文件中的檔案:

  1. 000306913500007.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。