A Design of 2.6 GHz Auto-Biasing Cascode Class-E PA with V(dd)/AM and V(dd)/PM Compensations in EER System

標題:	A Design of 2.6 GHz Auto-Biasing Cascode Class-E PA with V(dd)/AM and V(dd)/PM Compensations in EER System
作者:	Tsou, Wen-An Wuen, Wen-Shen Wen, Kuei-Ann 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics
關鍵字:	Trnsmitters;class-E power amplifier;envelope elimination and restoration (EER)
公開日期:	2009
摘要:	An auto-biasing cascode class-E PA which can compensate the V(dd)/AM and V(dd)/PM distortion resulting from supply modulation has been proposed. The output voltage of auto-biasing control circuit is generated and varied linearly with PA's supply voltage so that the cascode transistor is degenerated into a resistance and the PA's nonlinear distortion can be compensated. The simulation result shows that the distortion is compensated evidently and the system co-simulation demonstrated that system EVM can be improved from -17 to -19dB. Also, the drain efficiency of the PA can be improved 15% within small supply voltage range.
URI:	http://hdl.handle.net/11536/16999 http://dx.doi.org/10.1109/PACCS.2009.109
ISBN:	978-0-7695-3614-9
DOI:	10.1109/PACCS.2009.109
期刊:	PROCEEDINGS OF THE 2009 PACIFIC-ASIA CONFERENCE ON CIRCUITS, COMMUNICATIONS AND SYSTEM
起始頁:	47
結束頁:	50
Appears in Collections:	Conferences Paper

Files in This Item:

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.