Full metadata record
DC FieldValueLanguage
dc.contributor.authorCHANG, SFen_US
dc.contributor.authorHWANG, JHen_US
dc.contributor.authorJEN, CWen_US
dc.date.accessioned2014-12-08T15:03:14Z-
dc.date.available2014-12-08T15:03:14Z-
dc.date.issued1995-08-01en_US
dc.identifier.issn1051-8215en_US
dc.identifier.urihttp://dx.doi.org/10.1109/76.465086en_US
dc.identifier.urihttp://hdl.handle.net/11536/1788-
dc.description.abstractBlock matching is a widely used motion estimation algorithm in current video systems, Among typical searching strategies, the full search scheme provides better precision and regular data flow as well as higher parallelism, a characteristic that is advantageous for VLSI implementation, However, the huge computation load incurred by full search results in high cost, especially in high pixel rate applications, Since block matching algorithm is used in a wide range of pixel rates, an architecture that is cascadable and offers variable computing power is promising, In the first part of this paper, an approach based on dependence graph (DG) is proposed to analyze the operation sequence and data flow of full search block matching. The approach employs a transformation on DG's, called slice and tile, to produce different forms of DG's, Through this technique, most existing architectures can be represented in graphs for analysis, and new architectures can be found, In the second part of this paper, a new architecture is presented that features cascadable modules of processing elements (PE's) with simple interconnection. Therefore, flexibility in computing power is available. The other advantages include variable sizes of the search area and 100% PE utilization, These characteristics offer great flexibility and efficiency for different applications. This architecture is implemented with thirty-two PE's in one chip that consists of 102 K transistors.en_US
dc.language.isoen_USen_US
dc.titleSCALABLE ARRAY ARCHITECTURE DESIGN FOR FULL SEARCH BLOCK MATCHINGen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/76.465086en_US
dc.identifier.journalIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGYen_US
dc.citation.volume5en_US
dc.citation.issue4en_US
dc.citation.spage332en_US
dc.citation.epage343en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:A1995RV85800006-
dc.citation.woscount15-
Appears in Collections:Articles


Files in This Item:

  1. A1995RV85800006.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.