A self-calibrate all-digital 3Gbps SATA driver design

標題:	A self-calibrate all-digital 3Gbps SATA driver design
作者:	Wang, Hsin-Wen Lu, Hung-Wen Su, Chau-Chin 電控工程研究所 Institute of Electrical and Control Engineering
公開日期:	2005
摘要:	This paper presents an all digital Low Voltage Differential Signal (LVDS) driver for Serial-ATA (SATA-II) with simultaneous switching noise (SSN) reduction capability. An auto calibration mechanism is included to deal with the process and environmental variation. The chip is implemented using TSMC 0.18-mu m 1P6M CMOS technology. The core area is 350050 mu m(2). The transmitter operates at 3 Gbps under a 1.8V power supply and consumes 11 mW of power.
URI:	http://hdl.handle.net/11536/17990 http://dx.doi.org/10.1109/ASSCC.2005.251806
ISBN:	0-7803-9162-4
DOI:	10.1109/ASSCC.2005.251806
期刊:	2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS
起始頁:	57
結束頁:	60
顯示於類別：	會議論文

文件中的檔案：

若為 zip 檔案，請下載檔案解壓縮後，用瀏覽器開啟資料夾中的 index.html 瀏覽全文。