Lightweight arithmetic units for VLSI digital signal processors

Full metadata record

DC Field	Value	Language
dc.contributor.author	Ou, SH	en_US
dc.contributor.author	Lin, TJ	en_US
dc.contributor.author	Lin, HY	en_US
dc.contributor.author	Chao, CM	en_US
dc.contributor.author	Liu, CW	en_US
dc.contributor.author	Jen, CW	en_US
dc.date.accessioned	2014-12-08T15:25:38Z	-
dc.date.available	2014-12-08T15:25:38Z	-
dc.date.issued	2005	en_US
dc.identifier.isbn	0-7803-9060-1	en_US
dc.identifier.uri	http://hdl.handle.net/11536/18048	-
dc.description.abstract	This paper presents a lightweight arithmetic for embedded signal processing, whose hardware complexity is similar to that of the integer one. In our simulations, its 16-bit version has 40.18dB signal to round-off error ratio over the IEEE single-precision floating-point arithmetic, which even out-performs the hand-optimized 32-bit code with integer arithmetic.	en_US
dc.language.iso	en_US	en_US
dc.title	Lightweight arithmetic units for VLSI digital signal processors	en_US
dc.type	Proceedings Paper	en_US
dc.identifier.journal	2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers	en_US
dc.citation.spage	333	en_US
dc.citation.epage	336	en_US
dc.contributor.department	電子工程學系及電子研究所	zh_TW
dc.contributor.department	Department of Electronics Engineering and Institute of Electronics	en_US
dc.identifier.wosnumber	WOS:000233985300086	-
Appears in Collections:	Conferences Paper