完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, CCen_US
dc.contributor.authorLin, TJen_US
dc.contributor.authorLiu, CWen_US
dc.contributor.authorJen, CWen_US
dc.date.accessioned2014-12-08T15:25:52Z-
dc.date.available2014-12-08T15:25:52Z-
dc.date.issued2004en_US
dc.identifier.isbn0-7803-8660-4en_US
dc.identifier.urihttp://hdl.handle.net/11536/18310-
dc.description.abstractThis paper presents a novel technique to reduce the area of the hardwired lookup table (LUT) of DA-based FIR filters. It explores the optimal quantization on the real-valued LUT with optimal global scaling and error distribution, and we apply an effective error measure to estimate the quantization error on the FIR coefficients. Our approach enables designers to explicitly trade the quality for simple implementations at finer granularity than that solely by reducing the coefficient wordlengths. Moreover, in our simulations, the proposed method can save 30%similar to 40% silicon area of conventional DA-based FIR filters under identical error constraints.en_US
dc.language.isoen_USen_US
dc.titleComplexity-aware design of DA-based fir filtersen_US
dc.typeProceedings Paperen_US
dc.identifier.journalPROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGYen_US
dc.citation.spage445en_US
dc.citation.epage448en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000227668700112-
顯示於類別:會議論文