Full metadata record
DC FieldValueLanguage
dc.contributor.authorWang, SHen_US
dc.contributor.authorPeng, WHen_US
dc.contributor.authorHe, YWen_US
dc.contributor.authorLin, GYen_US
dc.contributor.authorLin, CYen_US
dc.contributor.authorChang, SCen_US
dc.contributor.authorWang, CNen_US
dc.contributor.authorChiang, THen_US
dc.date.accessioned2014-12-08T15:26:13Z-
dc.date.available2014-12-08T15:26:13Z-
dc.date.issued2003en_US
dc.identifier.isbn0-7803-8185-8en_US
dc.identifier.urihttp://hdl.handle.net/11536/18610-
dc.description.abstractWe present a baseline MPEG-4 AVC (Advanced Video Coding) decoder based on an optimized platform-based design methodology. With this methodology, we jointly optimize the software and hardware design of the decoder. Overall decoding throughput is increased by synchronizing the software and the dedicated co-processors. The synchronization is achieved at macroblock-level pipelining. In addition, we optimize the decoder software by enhancing the frame buffer management, boundary padding, and content aware inverse transform. To speed up motion compensation and inverse transform, which are the most computationally intensive modules, two dedicated acceleration modules are realized. For comparison, the proposed prototype decoder and MPEG-4 AVC reference decoder are evaluated on an ARM platform, which is one of most popular portable devices. Our experiments show that the throughput of the MPEG-4 reference decoder can be improved by 6 to 7 times. On an ARM966 board, the optimized software without hardware acceleration can achieve a decoding rate up to 5 frames per second (fps) for QCIF video sequences. With the dedicated accelerators, the overall throughput is increased by about 30% to reach 6.6 fps on the average and is up to 10.3 fps for slow motion video sequences.en_US
dc.language.isoen_USen_US
dc.titleA platform-based MPEG-4 Advanced Video Coding (AVC) decoder with block level pipeliningen_US
dc.typeProceedings Paperen_US
dc.identifier.journalICICS-PCM 2003, VOLS 1-3, PROCEEDINGSen_US
dc.citation.spage51en_US
dc.citation.epage55en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000222026600011-
Appears in Collections:Conferences Paper