完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChao, CJen_US
dc.contributor.authorWong, SCen_US
dc.contributor.authorHsu, CJen_US
dc.contributor.authorChen, MJen_US
dc.contributor.authorLeu, LYen_US
dc.date.accessioned2014-12-08T15:26:30Z-
dc.date.available2014-12-08T15:26:30Z-
dc.date.issued2002en_US
dc.identifier.isbn0-7803-7239-5en_US
dc.identifier.issn0149-645Xen_US
dc.identifier.urihttp://hdl.handle.net/11536/18825-
dc.identifier.urihttp://dx.doi.org/10.1109/MWSYM.2002.1011583en_US
dc.description.abstractThe substrate coupling effects of two adjacent coplanar spiral inductors are characterized and modeled. The noise magnitude between two 45mum-away inductors can be reduced by 6.83 dB by using guard-ring surrounding each inductor, and improved by 10.28 dB further by adding patterned ground polysilicon shield beneath at 3 GHz. The inductor with patterned polysilicon shield beneath shows improved quality factor and noise isolation. Moreover, a macro model is presented for modeling quality factor and inductance of on-chip spiral inductor and associated neighboring inductor's coupling noise effect.en_US
dc.language.isoen_USen_US
dc.titleCharacterization and modeling of on-chip inductor substrate coupling effecten_US
dc.typeProceedings Paperen_US
dc.identifier.doi10.1109/MWSYM.2002.1011583en_US
dc.identifier.journal2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3en_US
dc.citation.spage157en_US
dc.citation.epage160en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000178310900035-
顯示於類別:會議論文


文件中的檔案:

  1. 000178310900035.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。