完整後設資料紀錄
DC 欄位語言
dc.contributor.authorOng, KKen_US
dc.contributor.authorChang, WHen_US
dc.contributor.authorTseng, YCen_US
dc.contributor.authorLee, YSen_US
dc.contributor.authorLee, CYen_US
dc.date.accessioned2014-12-08T15:26:31Z-
dc.date.available2014-12-08T15:26:31Z-
dc.date.issued2002en_US
dc.identifier.isbn0-7803-7622-6en_US
dc.identifier.issn1522-4880en_US
dc.identifier.urihttp://hdl.handle.net/11536/18835-
dc.description.abstractFor next generation image compression standard, context-based arithmetic coding is adopted for improving compression rate. Efficient and high throughput codec design is strongly required for handling high-resolution images. We propose an efficient codec architecture for context-based adaptive arithmetic coding, which exhibits low cost, low latency, and high throughput rate. In addition, it can be programmed for supporting multiple standards such as JPEG, JPEG2000, JBIG, and JBIG2 standards. It is exploiting three-pipeline stages architecture. Based on parallel leading zeros detection and bit-stuffing handling, symbol can be encoded and decoded within one cycle. Therefore, throughput rate can be increased as high as codec operating clock rate. For 0.35u 1P4M CMOS technology, both encoding and decoding rate can run up to 185Msymbol/sec. The AC codec only costs 12K gate count and 860um x 860um layout area. These performances can meet high-resolution real time application requirement.en_US
dc.language.isoen_USen_US
dc.titleA high throughput low cost context-based adaptive arithmetic codec for multiple standardsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2002 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL I, PROCEEDINGSen_US
dc.citation.spage872en_US
dc.citation.epage875en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000185208200219-
顯示於類別:會議論文