完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChung, SSen_US
dc.contributor.authorLiaw, STen_US
dc.contributor.authorYih, CMen_US
dc.contributor.authorHo, ZHen_US
dc.contributor.authorLin, CJen_US
dc.contributor.authorKuo, DSen_US
dc.contributor.authorLiang, MSen_US
dc.date.accessioned2014-12-08T15:26:55Z-
dc.date.available2014-12-08T15:26:55Z-
dc.date.issued2001en_US
dc.identifier.isbn0-7803-6587-9en_US
dc.identifier.urihttp://hdl.handle.net/11536/19165-
dc.description.abstractIn this paper, a comprehensive study of n- and p-channel flash cells in terms of performance and reliability is presented. In particular, the hot-carrier reliability issues such as disturbs, endurance, in both n- and p-channel flash cells are also investigated. The most serious reliability issue in p-channel flash memory, drain disturb, can be overcome by using DINOR structure. These results can be used as a guideline for designers to choose. Although the n-channel flash cell exhibits higher electron mobilities, the p-channel flash cell is most advantageous with features such as high speed, better reliability, and low power. These meet the scaling trend such that it is a promising candidate for future flash memory applications.en_US
dc.language.isoen_USen_US
dc.titleN-channel versus P-channel flash EEPROM - Which one has better reliabilitiesen_US
dc.typeProceedings Paperen_US
dc.identifier.journal39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001en_US
dc.citation.spage67en_US
dc.citation.epage72en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000169198000013-
顯示於類別:會議論文