A 1.5-V, 2.4GHz CMOS low-noise amplifier

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	Yang, JN	en_US
dc.contributor.author	Lee, CY	en_US
dc.contributor.author	Hsu, TY	en_US
dc.contributor.author	Hsu, TR	en_US
dc.contributor.author	Wang, CC	en_US
dc.date.accessioned	2014-12-08T15:27:05Z	-
dc.date.available	2014-12-08T15:27:05Z	-
dc.date.issued	2000	en_US
dc.identifier.isbn	0-7803-6475-9	en_US
dc.identifier.uri	http://hdl.handle.net/11536/19318	-
dc.description.abstract	A 2.4GHz low noise amplifier has been designed in a standard CMOS 0-35 um process. The transistor model is Bsim3 for 0.35um process. The amplifier provides a forward gain of 33dB with a noise figure only 0.92dB while drawing 17mw from a 1.5 V supply. Design simulation results are presented In this paper.	en_US
dc.language.iso	en_US	en_US
dc.title	A 1.5-V, 2.4GHz CMOS low-noise amplifier	en_US
dc.type	Proceedings Paper	en_US
dc.identifier.journal	PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III	en_US
dc.citation.spage	1010	en_US
dc.citation.epage	1012	en_US
dc.contributor.department	電機學院	zh_TW
dc.contributor.department	電子工程學系及電子研究所	zh_TW
dc.contributor.department	College of Electrical and Computer Engineering	en_US
dc.contributor.department	Department of Electronics Engineering and Institute of Electronics	en_US
dc.identifier.wosnumber	WOS:000172099300236	-
顯示於類別：	會議論文