FAULT-TOLERANT ARCHITECTURES FOR SHARED BUFFER MEMORY SWITCH

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	LIN, YF	en_US
dc.contributor.author	SHUNG, CB	en_US
dc.date.accessioned	2014-12-08T15:27:55Z	-
dc.date.available	2014-12-08T15:27:55Z	-
dc.date.issued	1994	en_US
dc.identifier.isbn	0-7803-1915-X	en_US
dc.identifier.uri	http://hdl.handle.net/11536/20183	-
dc.language.iso	en_US	en_US
dc.title	FAULT-TOLERANT ARCHITECTURES FOR SHARED BUFFER MEMORY SWITCH	en_US
dc.type	Proceedings Paper	en_US
dc.identifier.journal	1994 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: COMMUNICATION & VISUAL SIGNAL PROCESSING (CVSP)	en_US
dc.citation.spage	C61	en_US
dc.citation.epage	C64	en_US
dc.contributor.department	電子工程學系及電子研究所	zh_TW
dc.contributor.department	Department of Electronics Engineering and Institute of Electronics	en_US
dc.identifier.wosnumber	WOS:A1994BB77Y00016	-
顯示於類別：	會議論文