Title: | A Novel Charge-Trapping-Type Memory With Gate-All-Around Poly-Si Nanowire and HfAlO Trapping Layer |
Authors: | Lee, Ko-Hui Lin, Horng-Chih Huang, Tiao-Yuan 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics |
Keywords: | Charge-trap memory;endurance;gate-all-around (GAA);HfAlO;nanowire (NW);retention |
Issue Date: | 1-Mar-2013 |
Abstract: | Hf-based charge-trapping (CT) layers, including HfO2 and HfAlO, were employed in the fabrication of a CT-type memory with gate-all-around (GAA) poly-Si nanowire channels. It is shown that the GAA configuration can greatly enhance the programming/erasing efficiency as compared with the conventional planar scheme. It is also shown that the incorporation of Al into the dielectric can further improve the retention and endurance characteristics over the counterparts with a HfO2 trapping layer. Retardation of the recrystallization of the dielectric film with Al incorporation is postulated to be responsible for these observations. |
URI: | http://dx.doi.org/10.1109/LED.2013.2237748 http://hdl.handle.net/11536/21406 |
ISSN: | 0741-3106 |
DOI: | 10.1109/LED.2013.2237748 |
Journal: | IEEE ELECTRON DEVICE LETTERS |
Volume: | 34 |
Issue: | 3 |
Begin Page: | 393 |
End Page: | 395 |
Appears in Collections: | Articles |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.