完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLiu, Szu-Lingen_US
dc.contributor.authorHuang, Yu-Chienen_US
dc.contributor.authorChen, Ying-Jenen_US
dc.contributor.authorChang, Tsuen_US
dc.contributor.authorChin, Alberten_US
dc.date.accessioned2014-12-08T15:30:46Z-
dc.date.available2014-12-08T15:30:46Z-
dc.date.issued2012en_US
dc.identifier.isbn978-1-4577-1330-9en_US
dc.identifier.urihttp://hdl.handle.net/11536/21992-
dc.description.abstractIn this paper, a two-stage 2.4 GHz power amplifier (PA) using the high-breakdown-voltage asymmetric NMOSFETs was implemented in a 0.18-mu m CMOS technology. In this process, the conventional NMOSFETs have a drain-to-source breakdown voltage (BVdss) about 3.5V, therefore restricting the available output power in PA designs. However, by using the special asymmetric NMOSFETs in the proposed PA, the circuit can safely operate at a supply voltage from 1.8 to 2.75V. Under a 2.75V operation, good power performances include a power gain of 20.4 dB, an output 1-dB compression point (P-out,P-1dB) of 21.5dBm and a power-added-efficiency (PAE) of 29.6%.en_US
dc.language.isoen_USen_US
dc.subjectpower amplifieren_US
dc.subjectbreakdown voltageen_US
dc.subjectPAEen_US
dc.titleA 2.4 GHz CMOS Power Amplifier Using Asymmetric MOSFETsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012)en_US
dc.citation.spage490en_US
dc.citation.epage492en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000319213700163-
顯示於類別:會議論文