完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChiang, Cheng-Haoen_US
dc.contributor.authorHu, Yu-Chenen_US
dc.contributor.authorChen, Kuo-Huaen_US
dc.contributor.authorChiu, Chi-Tsungen_US
dc.contributor.authorChuang, Ching-Teen_US
dc.contributor.authorHwang, Weien_US
dc.contributor.authorChiou, Jin-Chernen_US
dc.contributor.authorTong, Ho-Mingen_US
dc.contributor.authorChen, Kuan-Nengen_US
dc.date.accessioned2014-12-08T15:30:49Z-
dc.date.available2014-12-08T15:30:49Z-
dc.date.issued2012en_US
dc.identifier.isbn978-1-4673-1638-5en_US
dc.identifier.issn2150-5934en_US
dc.identifier.urihttp://hdl.handle.net/11536/22016-
dc.description.abstractBosch reactive ion etching is widely used for TSV formation. The micro-masking formed during etching can be successfully removed by adjusting the internal parameters during etching. The smooth high-aspect-ratio TSVs were further developed in wafer-level fabrication. Finally, a two-step etching process was developed to achieve tapered TSVs for the following Cu plating process.en_US
dc.language.isoen_USen_US
dc.titleInvestigation of ICP Parameters for Smooth TSVs and Following Cu Plating Process in 3D Integrationen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT)en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000319528300007-
顯示於類別:會議論文