完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHuang, Ching-Yingen_US
dc.contributor.authorNiu, Dow-Chihen_US
dc.contributor.authorHu, Roberten_US
dc.contributor.authorJou, Christina F.en_US
dc.date.accessioned2014-12-08T15:33:15Z-
dc.date.available2014-12-08T15:33:15Z-
dc.date.issued2012en_US
dc.identifier.isbn978-1-934142-20-2en_US
dc.identifier.issn1559-9450en_US
dc.identifier.urihttp://hdl.handle.net/11536/23143-
dc.description.abstractBased on the idea of distributed amplifier, a wideband active power divider is designed using 90 nm CMOS process to provide positive gain and superb isolation between its two output ports from quasi-DC up to 40 GHz. Compared with our previously demonstrated 20 GHz one, the requirement of good input matching over the whole bandwidth poses an even severe constraint in the development of this 40 GHz active power splitter, as the tradeoff between gain and bandwidth becomes more intricate now. Mutual-coupling inductors are therefore adopted in the circuit's artificial transmission line to improve both the input return loss and allow the use of larger transistors in the gain stage. The fabricated circuit exhibits good input and output matching and has better than 10 dB output-port isolation across the whole band, with the bias of 1.8 V and 190 mA. Related circuit theories and mathematics will also be presented in this paper.en_US
dc.language.isoen_USen_US
dc.titleThe Design of 40 GHz Active Power Splitteren_US
dc.typeProceedings Paperen_US
dc.identifier.journalPROCEEDINGS OF PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS 2012)en_US
dc.citation.spage1381en_US
dc.citation.epage1384en_US
dc.contributor.department電機學院zh_TW
dc.contributor.departmentCollege of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000327380000291-
顯示於類別:會議論文