完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Wang, Pei-Yu | en_US |
dc.contributor.author | Tsui, Bing-Yue | en_US |
dc.date.accessioned | 2014-12-08T15:33:25Z | - |
dc.date.available | 2014-12-08T15:33:25Z | - |
dc.date.issued | 2013-12-01 | en_US |
dc.identifier.issn | 0018-9383 | en_US |
dc.identifier.uri | http://dx.doi.org/10.1109/TED.2013.2287633 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/23220 | - |
dc.description.abstract | The tunnel field-effect transistor (FET) is a promising candidate for use in ultralow-power applications because of its distinct operation principle, namely, band to band tunneling (BTBT). However, the ON-state current of the tunnel device is extremely low because of the poor tunneling efficiency of the BTBT. In this paper, a novel epitaxial tunnel layer (ETL) structure combining vertical tunneling orientation was proposed. The ETL structure performs more favorably than does the traditional lateral tunnel FET structure in an all-silicon device. By using low bandgap materials in the ETL, the ON-state BTBT current increases and an extremely low intrinsic OFF-state current is maintained because of the small low bandgap junction area. The onset voltage of the bipolar BTBT can also be postponed using ETL band engineering. The optimized parameters of the SixGe1-x ETL tunnel FET structure increase the ON-state current 10(7)-10(8) times compared with that of the traditional lateral silicon tunnel FET. The minimal subthreshold swing (SS) and ON/OFF current ratio also improve, the SS decreases from 47 mV/decade to 29 mV/decade, and the ON/OFF current ratio increase from 10(5) to 10(10). In this paper, the effects of the ETL parameters on device performance are discussed in detail. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | Band to band tunneling | en_US |
dc.subject | epitaxial tunnel layer (ETL) | en_US |
dc.subject | silicon-germanium (Si-x Ge1-x) | en_US |
dc.subject | subthreshold swing (SS) | en_US |
dc.subject | tunnel field-effect transistor | en_US |
dc.subject | vertical tunneling | en_US |
dc.title | SixGe1-x Epitaxial Tunnel Layer Structure for P-Channel Tunnel FET Improvement | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1109/TED.2013.2287633 | en_US |
dc.identifier.journal | IEEE TRANSACTIONS ON ELECTRON DEVICES | en_US |
dc.citation.volume | 60 | en_US |
dc.citation.issue | 12 | en_US |
dc.citation.spage | 4098 | en_US |
dc.citation.epage | 4104 | en_US |
dc.contributor.department | 電子工程學系及電子研究所 | zh_TW |
dc.contributor.department | Department of Electronics Engineering and Institute of Electronics | en_US |
dc.identifier.wosnumber | WOS:000327584400019 | - |
dc.citation.woscount | 2 | - |
顯示於類別: | 期刊論文 |