完整後設資料紀錄
DC 欄位語言
dc.contributor.authorKo, FHen_US
dc.contributor.authorYou, HCen_US
dc.contributor.authorChu, TCen_US
dc.contributor.authorLei, TFen_US
dc.contributor.authorHsu, CCen_US
dc.contributor.authorChen, HLen_US
dc.date.accessioned2014-12-08T15:39:00Z-
dc.date.available2014-12-08T15:39:00Z-
dc.date.issued2004-06-01en_US
dc.identifier.issn0167-9317en_US
dc.identifier.urihttp://dx.doi.org/10.1016/j.mee.2004.02.061en_US
dc.identifier.urihttp://hdl.handle.net/11536/26691-
dc.description.abstractWe have developed a fabrication technique, comprising electron-beam writing, chemical shrinking, and silicon dioxide etching, for the fabrication of sub-60-nm contact holes. The dimensions of the contact holes after the electron-beam writing, chemical shrinkage, and plasma etching steps were 140, 93, and 53 nm, respectively. We carefully evaluated the critical process parameters, such as mixing-bake temperature, mixing-bake time, plasma etch selectivity, and the profile shapes. A higher mixing-bake temperature led to an overhang of the contact hole in the resist; the optimal mixing-bake conditions occur when heating at 110 degreesC for 70 s. A fluorinated mixture of gases (CHF3/CF4 = 1:1) was used to etch the nano-scale contact holes in the silicon dioxide layer. The formation of side-wall polymers during the plasma etch phase contributed further to the contact hole shrinkage in addition to resist chemical shrinkage. The ratio of the hole's perimeter to its area affects the shrinkage dimensions of the etch process, especially for smaller contact holes. The pattern reduction due to side-wall polymer deposition in etch process has the inverse relationship with the diameter of contact hole. (C) 2004 Elsevier B.V. All rights reserved.en_US
dc.language.isoen_USen_US
dc.subjectelectron-beam writingen_US
dc.subjectchemical shrinken_US
dc.subjectcontact holeen_US
dc.subjectside-wall polymeren_US
dc.titleFabrication of sub-60-nm contact holes in silicon dioxide layersen_US
dc.typeArticle; Proceedings Paperen_US
dc.identifier.doi10.1016/j.mee.2004.02.061en_US
dc.identifier.journalMICROELECTRONIC ENGINEERINGen_US
dc.citation.volume73-4en_US
dc.citation.issueen_US
dc.citation.spage323en_US
dc.citation.epage329en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000222145400057-
顯示於類別:會議論文


文件中的檔案:

  1. 000222145400057.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。