完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHu, SFen_US
dc.contributor.authorWu, YCen_US
dc.contributor.authorSung, CLen_US
dc.contributor.authorChang, CYen_US
dc.contributor.authorHuang, TYen_US
dc.date.accessioned2014-12-08T15:39:32Z-
dc.date.available2014-12-08T15:39:32Z-
dc.date.issued2004-03-01en_US
dc.identifier.issn1536-125Xen_US
dc.identifier.urihttp://dx.doi.org/10.1109/TNANO.2003.820784en_US
dc.identifier.urihttp://hdl.handle.net/11536/26986-
dc.description.abstractA dual-gate-controlled single-electron transistor was fabricated by using self-aligned polysilicon sidewall spacer gates on a silicon-on-insulator nanowire. The quantum dot formed by the electric field effect of the dual-gate structure was miniaturized to smaller than the state-of-the-art feature size, through a combination of electron beam lithography, oxidation, and polysilicon sidewall spacer gate formation processes. The device shows typical MOSFET I-V characteristics at room temperature. However, the Coulomb gap and Coulomb oscillations are clearly observed at 4 K.en_US
dc.language.isoen_USen_US
dc.subjectnanotechnologyen_US
dc.subjectquantum dots (QD)en_US
dc.subjectquantum miresen_US
dc.subjectsilicon-on-insulator (SOI) technologyen_US
dc.titleA dual-gate-controlled single-electron transistor using self-aligned polysilicon sidewall spacer gates on silicon-on-insulator nanowireen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TNANO.2003.820784en_US
dc.identifier.journalIEEE TRANSACTIONS ON NANOTECHNOLOGYen_US
dc.citation.volume3en_US
dc.citation.issue1en_US
dc.citation.spage93en_US
dc.citation.epage97en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000220457800016-
dc.citation.woscount12-
顯示於類別:期刊論文


文件中的檔案:

  1. 000220457800016.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。