Title: A vario-power ME architecture using content-based subsample algorithm
Authors: Cheng, HW
Dung, LR
電控工程研究所
Institute of Electrical and Control Engineering
Keywords: motion estimation;VLSI architecture;video compression;power-aware architecture;subsample
Issue Date: 1-Feb-2004
Abstract: The Motion estimator is a key element in many video compression systems and it tends to dominate the power consumption in them. With increasing demand of portable, power-aware multimedia devices, an architecture that can be flexible in both power consumption and compression quality is essential. To meet this requirement, this paper presents a novel power-aware architecture, called the Vario-Power Architecture, for the motion estimation. Based on a semi-systolic array with the content-based subsample algorithm, the architecture real-time disables some processing elements to reduce power consumption. By performing the edge extraction first, a threshold is then set as the criterion of whether to enable or disable processing elements and thus the switch activities of the system can be reduced. As the simulation shows, the architecture may operate at different power consumption modes according to the remaining capacity of the battery pack, giving little quality degradation and the power overhead under 0.36%.(1)
URI: http://dx.doi.org/10.1109/TCE.2004.1277884
http://hdl.handle.net/11536/27099
ISSN: 0098-3063
DOI: 10.1109/TCE.2004.1277884
Journal: IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
Volume: 50
Issue: 1
Begin Page: 349
End Page: 354
Appears in Collections:Articles


Files in This Item:

  1. 000220257600052.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.