標題: | A vario-power ME architecture using content-based subsample algorithm |
作者: | Cheng, HW Dung, LR 電控工程研究所 Institute of Electrical and Control Engineering |
關鍵字: | motion estimation;VLSI architecture;video compression;power-aware architecture;subsample |
公開日期: | 1-二月-2004 |
摘要: | The Motion estimator is a key element in many video compression systems and it tends to dominate the power consumption in them. With increasing demand of portable, power-aware multimedia devices, an architecture that can be flexible in both power consumption and compression quality is essential. To meet this requirement, this paper presents a novel power-aware architecture, called the Vario-Power Architecture, for the motion estimation. Based on a semi-systolic array with the content-based subsample algorithm, the architecture real-time disables some processing elements to reduce power consumption. By performing the edge extraction first, a threshold is then set as the criterion of whether to enable or disable processing elements and thus the switch activities of the system can be reduced. As the simulation shows, the architecture may operate at different power consumption modes according to the remaining capacity of the battery pack, giving little quality degradation and the power overhead under 0.36%.(1) |
URI: | http://dx.doi.org/10.1109/TCE.2004.1277884 http://hdl.handle.net/11536/27099 |
ISSN: | 0098-3063 |
DOI: | 10.1109/TCE.2004.1277884 |
期刊: | IEEE TRANSACTIONS ON CONSUMER ELECTRONICS |
Volume: | 50 |
Issue: | 1 |
起始頁: | 349 |
結束頁: | 354 |
顯示於類別: | 期刊論文 |