完整後設資料紀錄
DC 欄位語言
dc.contributor.authorCHANG, LDen_US
dc.contributor.authorHSIAO, PYen_US
dc.contributor.authorYAN, JTen_US
dc.contributor.authorSHEW, PWen_US
dc.date.accessioned2014-12-08T15:04:20Z-
dc.date.available2014-12-08T15:04:20Z-
dc.date.issued1993-10-01en_US
dc.identifier.issn0278-0070en_US
dc.identifier.urihttp://dx.doi.org/10.1109/43.256934en_US
dc.identifier.urihttp://hdl.handle.net/11536/2835-
dc.description.abstractIn this paper, we present an efficient algorithm for over-the-cell routing in the standard cell layout design technology. Two variations are discussed: one aims to minimize the channel density with fewest tracks over the cells while the other aims to minimize the final channel width. Our algorithm can fit both the two-layer and three-layer routing models. With the two-layer model, there is a single routing layer over the cells for intercell connections. While with the three-layer model, there are two disjoint routing layers over the cells for intercell connections. In our approach, we decompose the problem into two phases: (1) over-the-cell routing and (2) conventional channel routing. The over-the-cell routing phase, which is executed iteratively, consists of two steps, routing over the cells and choosing net segments within the channel. For each iteration in the over-the-cell routing phase, our algorithm removes a net or a subnet which intersects the column with highest column density and route it over the cells according to some prioritized criteria. In comparison with the previous researches, our approach achieved the best effectiveness and has used the least CPU-time. On the average, the execution speed of our router is 163 and 4163 times faster than that of [8] and [9], respectively. Besides, our algorithm can produce results comparable to those produced by the WISER algorithm [10].en_US
dc.language.isoen_USen_US
dc.titleA ROBUST OVER-THE-CELL CHANNEL ROUTERen_US
dc.typeNoteen_US
dc.identifier.doi10.1109/43.256934en_US
dc.identifier.journalIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMSen_US
dc.citation.volume12en_US
dc.citation.issue10en_US
dc.citation.spage1592en_US
dc.citation.epage1599en_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:A1993MF78400019-
dc.citation.woscount5-
顯示於類別:期刊論文


文件中的檔案:

  1. A1993MF78400019.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。