標題: | HIGH-SPEED REED-SOLOMON DECODER FOR CORRECTING ERRORS AND ERASURES |
作者: | WEI, CH CHEN, CC LIU, GS 電控工程研究所 電信研究中心 Institute of Electrical and Control Engineering Center for Telecommunications Research |
關鍵字: | ERROR-CORRECTION CODING;REED-SOLOMON DECODER |
公開日期: | 1-Aug-1993 |
摘要: | A Reed-Solomon decoder for errors-and-erasures correction, based on a new algebraic decoding algorithm, is presented. This high-speed decoder requires only n clock cycles for decoding each received n-symbol block. A serial structure that requires very few multipliers and provides a general expression to calculate the coefficients of the erasure-locator polynomial is also presented. A (15, 11) RS decoder and its shortened version (7, 3) RS decoder are used as design examples to illustrate the operating procedure of the new decoding algorithm. |
URI: | http://hdl.handle.net/11536/2921 |
ISSN: | 0956-3776 |
期刊: | IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION |
Volume: | 140 |
Issue: | 4 |
起始頁: | 246 |
結束頁: | 254 |
Appears in Collections: | Articles |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.