完整後設資料紀錄
DC 欄位語言
dc.contributor.authorJiang, Iris Hui-Ruen_US
dc.contributor.authorLin, Shung-Weien_US
dc.contributor.authorYu, Yen-Tingen_US
dc.date.accessioned2014-12-08T15:45:55Z-
dc.date.available2014-12-08T15:45:55Z-
dc.date.issued2008en_US
dc.identifier.isbn978-1-4244-2596-9en_US
dc.identifier.urihttp://hdl.handle.net/11536/30876-
dc.description.abstractMulti-layer obstacle-avoiding rectilinear Steiner tree construction is an essential problem in physical design for advanced SoC and nano technologies. This paper unifies obstacle-avoiding rectilinear Steiner tree construction either for single or for multiple routing layers. Experimental results show that our algorithm outperforms the state-of-the-art works for both cases.en_US
dc.language.isoen_USen_US
dc.titleUNIFICATION OF OBSTACLE-AVOIDING RECTILINEAR STEINER TREE CONSTRUCTIONen_US
dc.typeArticleen_US
dc.identifier.journalIEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGSen_US
dc.citation.spage127en_US
dc.citation.epage130en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000260931700026-
顯示於類別:會議論文