標題: Configurable Rectilinear Steiner Tree Construction for SoC and Nano Technologies
作者: Jiang, Iris Hui-Ru
Yu, Yen-Ting
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
公開日期: 2008
摘要: The rectilinear Steiner minimal tree (RSMT) problem is essential in physical design. Moreover, the variant constraints for fabrication issues, including obstacle avoidance, multiple routing layers, layer-specific routing directions, cannot be ignored during RSMT construction for modern SoC and nano technologies. This paper proposes a construction-by-correction approach for obstacle-avoiding preferred direction rectilinear Steiner tree construction. Experimental results show that our algorithm is promising and outperforms the state-of-the-art works.
URI: http://hdl.handle.net/11536/32020
http://dx.doi.org/10.1109/ICCD.2008.4751837
ISBN: 978-1-4244-2657-7
ISSN: 1063-6404
DOI: 10.1109/ICCD.2008.4751837
期刊: 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN
起始頁: 34
結束頁: 39
顯示於類別:會議論文


文件中的檔案:

  1. 000266685600006.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。