完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWang, Wen-Chiehen_US
dc.contributor.authorLiao, Chang-Pingen_US
dc.contributor.authorLo, Yi-Kaien_US
dc.contributor.authorHuang, Zue-Deren_US
dc.contributor.authorShahroury, Fadi R.en_US
dc.contributor.authorWu, Chung-Yuen_US
dc.date.accessioned2014-12-08T15:46:14Z-
dc.date.available2014-12-08T15:46:14Z-
dc.date.issued2008en_US
dc.identifier.isbn978-1-4244-2078-0en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/31098-
dc.description.abstractThe CMOS integrated 3-GHz to 11-GHz transmitter for full-band UWB applications is proposed and designed in 0.13-mu m CMOS technology. The designed UWB transmitter is integrated with a 2:1 frequency divider, a quadrature up-conversion mixer, a balanced RF amplifier, and a 3-stage cascaded poly-phase filter. The technique of inductance peaking has been adopted to achieve 14-band operation for UWB applications. The transmitter has an average conversion gain of 12.8 dB with the gain ripple of around +/- 1.4 dB among the whole frequency band. The average input 1-dB compression point (IP(-1dB)) of the 14 bands is -12.2 dBm and the average output 1-dB compression point (OP-(1dB)) of the 14 bands is -0.4 dBm. The transmitter dissipates the power of 53.1 mW from the supply 2 voltage of 1.2 V and occupies the chip area of 1930X1635 mu m(2). This chip is designed in 0.13-mu m 1P8M CMOS technology and under fabrication.en_US
dc.language.isoen_USen_US
dc.titleThe design of integrated 3-GHz to 11-GHz CMOS transmitter for full-band ultra-wideband (UWB) applicationsen_US
dc.typeArticleen_US
dc.identifier.journalPROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10en_US
dc.citation.spage2709en_US
dc.citation.epage2712en_US
dc.contributor.department電機學院zh_TW
dc.contributor.departmentCollege of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000258532102139-
顯示於類別:會議論文