An efficient and orderly implementation of bypass queue under bursty traffic

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	Wu, JSC	en_US
dc.contributor.author	Lin, YD	en_US
dc.date.accessioned	2014-12-08T15:47:16Z	-
dc.date.available	2014-12-08T15:47:16Z	-
dc.date.issued	1998-12-01	en_US
dc.identifier.issn	0167-8191	en_US
dc.identifier.uri	http://hdl.handle.net/11536/31717	-
dc.description.abstract	Sharma and Pinnu proposed an implementation of bypass queue by many FIFOs; unfortunately, the detailed procedure paid little attention to maintaining cell sequence, which is an important feature in ATM network. In this paper, we propose an improved architecture which guarantees cell sequence integrity and describe its related operating procedures. (C) 1998 Elsevier Science B.V. All rights reserved.	en_US
dc.language.iso	en_US	en_US
dc.subject	bypass queue	en_US
dc.subject	cell sequence integrity	en_US
dc.subject	head of line blocking	en_US
dc.subject	switches	en_US
dc.title	An efficient and orderly implementation of bypass queue under bursty traffic	en_US
dc.type	Article	en_US
dc.identifier.journal	PARALLEL COMPUTING	en_US
dc.citation.volume	24	en_US
dc.citation.issue	14	en_US
dc.citation.spage	2143	en_US
dc.citation.epage	2148	en_US
dc.contributor.department	資訊工程學系	zh_TW
dc.contributor.department	Department of Computer Science	en_US
dc.identifier.wosnumber	WOS:000077390700011	-
dc.citation.woscount	2	-
顯示於類別：	期刊論文

文件中的檔案：

若為 zip 檔案，請下載檔案解壓縮後，用瀏覽器開啟資料夾中的 index.html 瀏覽全文。