3MHz頻寬之四階前饋控制連續時間三角積分類比數位轉換器

Abstract

隨著無線通訊的蓬勃發展，應用於無線通訊中的類比數位轉換器也受到更多的矚目。相對於其他類比數位轉換器而言，三角積分 (Delta-sigma) 類比數位轉換器擁有較佳的頻寬和解析度。 其中連續時間三角積分類比數位轉換器比起離散時間三角積分類比數位轉換器更為受重視，因為其有著更低的功率消耗及較大的訊號頻寬，更適合被廣泛應用於無線通訊中。 在此篇論文中，連續時間調變器的設計流程將被呈現。首先，我們實現一應用於藍芽技術之設計。其具有1 MHz 訊號頻寬及最大訊號雜訊失真比(SNDR)為58.3 dB 的電路。此電路使用電阻取代原先轉導當作零點轉移的功用，以節省面積和功率。而另一個設計使用了前饋控制架構，此電路具有3 MHz的訊號頻寬及最大訊號雜訊失真比56.3 dB。 晶片以台積電180 奈米互補式金氧半導體製程所製造。模擬結果顯示第一顆晶片操作在100 MHz 取樣頻率下，消耗9.1 mW 的功率在1.8 V的供應電壓下。模擬結果顯示另一顆晶片操作在100 MHz 取樣頻率下，消耗11.8 mW 的功率在1.8 V的供應電壓下。

With the growth of wireless communication, there has been more focus on the analog-to-digital converter (ADC) for wireless applications. Compare with the other analog-to-digital converters, Delta-sigma converters have better signal bandwidth and resolution. The continuous-time delta-sigma ADCs get growing interests in wireless applications because of its lower power consumption and wider bandwidth as compared with the discrete-time counterparts. In this thesis, the design of the continuous-time modulator is presented. First of all, we fulfill a design for Bluetooth application. It achieves 58.3 dB SNDR within a 1 MHz signal bandwidth. This work replaces the transconductor with resistors as the function of zero shifts to save chip area and power consumption. Another design takes the feedforward architecture and it only achieves 56.3 dB SNDR within a 3 MHz signal bandwidth. Both chips have been fabricated by TSMC 180 nm CMOS process. The simulated results show that the first work consumes 9.1 mW with 100 MHz sample rate in 1.8 V supply voltage. The second work consumes 11.8 mW with 100 MHz sample rate in 1.8 V supply voltage.