可用於工作在次臨界╱近臨界電壓區間綠色節能科技之製程、電壓、溫度高適應性超低電壓時脈系統設計

Abstract

本論文提出一個可用於次臨界/近臨界電壓區間綠色節能科技之製程、電壓、溫度高適應性超低電壓時脈系統。針對可感知的電路設計，本論文提出了統一的邏輯努力模型，它已經建立在四個不同的CMOS 奈米世代和環境參數的變異，包括供應電壓從0.1 到1 伏和溫度從-50 到125 度。此模型的最多平均誤差不超過8.4%。 藉著使用統一的邏輯努力模型，一個溫度強健之緩衝時脈樹被提出，用於減輕溫度所造成的時脈相位差。邏輯努力－一個傳遞延遲的指標，跟隨著溫度與供應電壓變化，藉由可調寬度之緩衝器來控制。在這個設計裡面，溫度感測器測得不同部位的溫度並且動態調整相對應的緩衝器的邏輯努力，來減少脈衝相位差。 在UMC 65 奈米科技中，可調寬度之緩衝器與脈衝H 樹在佈局後模擬裡已被建立，它顯示了脈衝相位差可被減少最多到97.8%，平均72.2%。一個次臨界/近臨界可程式時脈產生器被提出，它可以產生1/8 到4 倍參考時脈頻率的輸出時脈。變異感知的邏輯設計在這個時脈產生器已被執行。脈衝循環結構的採用減少了製程變異所造成的輸出時脈抖動。此外，我們實現一個製程、電壓、溫度補償單位，用於調整時脈產生器的鎖定範圍。參考時脈的頻率在0.2伏是625 千赫茲，在0.5 伏是5 百萬赫茲。

This thesis proposes an ultra-low voltage (ULV) PVT-robust clock system for sub/near-threshold green technologies. For variation-aware circuit design, the unified logical effort models are proposed, which have been established over the four different nanoscale CMOS generations and environmental parameter variations with wide supply voltage 0.1~1V and temperature range -50~125ºC. The average modeling error is no more than 8.40%. By using the unified logical effort models, a thermally robust buffered clock tree is proposed for mitigating the temperature-induced clock skew. Logical effort - an index of propagation delay, varying with thermal and supply voltage conditions, is controlled by a tunable-width buffer. In this design, the temperature sensor senses the temperature of different parts of the clock tree and adjusts the logical effort of the corresponding clock buffers dynamically to reduce the clock skew. In UMC-65nm technology, tunable-width buffers along with 7th-layer metal interconnect clock H-tree are constructed in post-layout simulation, which shows that the clock skew is reduced by up to 97.8%, and 72.2% in average. A sub/near-threshold programmable clock generator is proposed, which is able to create output clock with frequency 1/8~4 times of the reference clock. The variation-aware logic design is performed in the clock generator. The adoption of pulse-circulating scheme reduces process induced output clock jitter. In addition, we realize a PVT compensation unit for adjusting the locking range of clock generator. The frequencies of reference clock are 625KHz at 0.2V and 5MHz at 0.5V.