完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | 蔡仁杰 | en_US |
dc.contributor.author | 陳科宏 | en_US |
dc.date.accessioned | 2014-12-12T01:38:15Z | - |
dc.date.available | 2014-12-12T01:38:15Z | - |
dc.date.issued | 2011 | en_US |
dc.identifier.uri | http://140.113.39.130/cdrfb3/record/nctu/#GT079712818 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/44518 | - |
dc.description.abstract | 在現今的綠能源與大電力系統中,功率因素校正控制器變的越來越受重視。主要原因是功率因素校正控制器可以顯著的降低系統總諧波失真並且提高系統使用效率。而功率因素校正控制器主要都利用在離線式的電源供應器,其用來調節輸入電流,使輸入電流與電壓呈現一個同相位的波形。利用此特性,可以使交流訊號源充分的增加與提供實功率到系統上面。 在此篇論文中,首先提出了一個擾動式導通時間的技術,此技術主要應用在功率因素校正控制器上,此技術不但可以有效的抑制總諧波失真的問題,並且可以有效的改善功率因素。除此之外,更提出了一個可以遮蔽時間的控制方法,此方法主要是用來調整控制開關的最小關閉時間。此遮蔽時間的控制方法可以有效的改善效率,即使在一個很低的交流輸入電壓。此全積體化的功率因素校正控制器已使用台灣積體電路製造股份有限公司點五微米的800伏特超高壓製程實現。此晶片可以達到僅6%的低總諧波失真,與高達99%的功率因素,並且在輸出功率90瓦特的時候可以達到95%的高轉換效率。 第二,介紹了一個可以自動負載偵測的技術,此技術主要應用在交錯式功率因素校正器上,此方法可以使應用在寬輸出功率範圍的交錯式功率因素校正器達到一個高效率的輸出。交錯式功率因素校正器的主要優點不但有著較小的輸出漣波,並且有著較小的輸入輸出濾波器,在加上了自動負載偵測的技術之後,可以在較低輸出負載時自動降低切換損失來達到改善效率的功能,因此可以廣泛的應用在手持電子的變壓器上。此自動負載偵測的技術可以自動偵測輸入電壓與導通時間來計算出輸出功率的使用狀態來降低切換損失,利用此機制,可以在較低輸出負載的時候完全關閉附屬通道來達到提升效率的功能。因此臨界導通模式控制可以在較低與較高的輸出負載中同時提供高輸出功率與高轉換效率。此測試電路已經在台灣積體電路製造股份有限公司點五微米的800伏特超高壓製程被製造,此全積體化的交錯式功率因素校正器可以提供一個180瓦特之高功率輸出,並且在極寬的負載變動範圍中皆可以達到92%以上的轉換效率。 | zh_TW |
dc.description.abstract | The power factor correction (PFC) controller is more popular in today’s green power mainstream for improving power utilization efficiency. The power factor correction shapes the input current of off-line power supplies to increase the real power available from the AC source. First, the proposed perturbation on-time (POT) technique suppresses total harmonic distortion (THD) and thus improves the power factor (PF) in the power factor correction (PFC) controller. Besides, the adaptive controls of the minimum off-time by the proposed inhibit time (IT) control can improve efficiency even at low AC input voltage. Therefore, highly integrated PFC converter fabricated in the TSMC 800-V ultrahigh voltage process can achieve low THD of 6%, high power factor (PF) of 99%, and high efficiency of 95% at the output power of 90W. Second, the proposed automatic loading detection (ALD) technique keeps high efficiency in interleaving PFC over a wide load range. With the advantages of small input/output filter and output ripple in the interleaving mechanism, the improved efficiency by the ALD technique at light loads due to reduced switching loss can be widely used in the adapter of portable electronics. The ALD technique can calculate the power by the detection of peak input voltage to reduce the switching loss since the slave channel can be completely turned off for power saving at light loads. Therefore, the boundary control mode (BCM) control can simultaneously provide high power and keep high conversion efficiency both at light and heavy loads. The highly integrated PFC controller fabricated in TSMC 800V UHV process shows high efficiency of 92% over a wide output power of 180 W. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | 擾動的導通時間控制 | zh_TW |
dc.subject | 總諧波失真 | zh_TW |
dc.subject | 功率因素校正 | zh_TW |
dc.subject | 交錯式功率因素校正 | zh_TW |
dc.subject | Perturbation on-time control (POT) | en_US |
dc.subject | total harmonic distortion (THD) | en_US |
dc.subject | power factor correction (PFC) | en_US |
dc.subject | interleaving power factor correction | en_US |
dc.title | 具自動負載偵測與擾動式導通時間技術來達到高效率與低諧波失真的功率因素校正控制器 | zh_TW |
dc.title | High Efficiency and Low Total Harmonic Distortion Power Factor Correction Controllers with Automatic Loading Detection and Perturbation On-time Techniques | en_US |
dc.type | Thesis | en_US |
dc.contributor.department | 電控工程研究所 | zh_TW |
顯示於類別: | 畢業論文 |