完整後設資料紀錄
DC 欄位語言
dc.contributor.author林岷臻en_US
dc.contributor.authorLin, Mic-Chenen_US
dc.contributor.author趙天生en_US
dc.contributor.authorChao, Tien-Shengen_US
dc.date.accessioned2014-12-12T01:40:10Z-
dc.date.available2014-12-12T01:40:10Z-
dc.date.issued2010en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#GT079721522en_US
dc.identifier.urihttp://hdl.handle.net/11536/45009-
dc.description.abstract我們提出一種新穎的結構來提高薄膜電晶體之非揮發性記憶體SONOS型記憶體的寫入與抹除特性。而這個方法不僅僅非常簡單也可運用於日後的三維結構製程技術中,且仍然能維持良好的可靠度;在此篇論文當中,我們成功的利用傳統元件的LOCOS的概念與方法,使在通道的寬度方向上尖角數量的增加,並對尖角數量的增加去做了更進一步的電性探討與可靠度的量測。在寫入與抹除操作的選擇上,我們分別選擇FN穿隧注入(FN tunneling) 與基板暫態熱電洞注入(Substrate transient hot-hole injection) ,利用局部電場在尖角二端的集中可提升其記憶體電子注入的速度與電洞的抹除。此結構的另外一個優點是其尖角為較圓滑的轉角,故可以改善由載子的不均勻注入而產生的雙峰(Double Hump)。 不同的氧化厚度會使通道寬度方向的尖角有不同的平台寬度與高低差,而其氧化厚度分別為100 nm、150 nm;我們發現並不是氧化厚度越厚所造成的尖角高低落差越大,對於記憶體特性的提升就越大,而是由有效通道寬度的長度去決定,較長的通道寬度會抑制對寫入/抹除速度的提升。 此結構擁有相當多的優點,包含了較快速的寫入速度、在高溫下仍有良好的可靠度特性以及對通道寬度有相當高的相依性。所以此技術有相當大的潛力於未來的記憶體市場。zh_TW
dc.description.abstractFor the first time, we propose a special structure to enhance the characteristic of TFT-SONOS memory devices. The memory process is not only simple but also compatible with 3D circuit integration. In this thesis, we investigate the effect of corners along channel width direction on TFT-SONOS memory. The experiments in this study used a local-oxidation of silicon (LOCOS) scheme to fabricate an M-shape in the width direction of TFT-SONOS memory. The programming and erasing operations are performed by the FN tunneling (FN) and Substrate transient hot-hole (STHH) injection, respectively. The improvement of M-shape TFT-SONOS memory is due to the locally electrical field enhancement at corners. On the other hand, the other advantage of this corner structure is the rounded corners improve the “Double Hump” situation. “Double Hump” would be caused by non-uniform charges injection. Different oxidation thickness would make the platform and structure off-set of corners are different. The oxidation thicknesses are 100 nm and 150 nm, respectively. The more oxidation makes the higher structure off-set, but it is not direct related devices performance. We found out not the longer of effective width would depress the improvement of program/ erase speed. The design exhibits superior electrical performance, including faster program/ erase speed, excellent data retention at high temperature, and width dependence. Thus, it has the larger application potential for flash memory market in the future.en_US
dc.language.isoen_USen_US
dc.subject薄膜式電晶體zh_TW
dc.subject尖角效應zh_TW
dc.subject記憶體zh_TW
dc.subject特殊結構zh_TW
dc.subjectThin film transistoren_US
dc.subjectCorner effecten_US
dc.subjectMemoryen_US
dc.subjectspecial structureen_US
dc.title利用尖角效應提高寫入電場於薄膜電晶體之記憶體元件應用zh_TW
dc.titleThe Electrical Field Enhancement of Corner Effects on Thin-Film Transistor Nonvolatile Memoriesen_US
dc.typeThesisen_US
dc.contributor.department電子物理系所zh_TW
顯示於類別:畢業論文


文件中的檔案:

  1. 152201.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。