完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | 彭霖祥 | en_US |
dc.contributor.author | Pee, Lim-Shyang | en_US |
dc.contributor.author | 陳明哲 | en_US |
dc.contributor.author | Chen, Ming-Jer | en_US |
dc.date.accessioned | 2014-12-12T01:46:16Z | - |
dc.date.available | 2014-12-12T01:46:16Z | - |
dc.date.issued | 2011 | en_US |
dc.identifier.uri | http://140.113.39.130/cdrfb3/record/nctu/#GT079811521 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/46702 | - |
dc.description.abstract | 本論文所提出嶄新進階式有效質量近似的演算法可以直接且有效的計算受應力下(001)及(110)晶向P通道金氧半場效電晶體的閘極電洞穿隧電流.文中也提及傳統的六層kp模型及舊式與進階式的有效質量近似的比較.此演算法已透過幾道程序性的驗證,如(一)自身若合符節的電容與閘極電壓曲線重建;(二)在受應力下的P型複晶矽,全矽化(FUSI)及金屬閘極P通道金氧半電晶體晶都有令人滿意的實驗值與模擬值的比較;(三)應力值達負3GPa對遷移率的增益與已發表的文獻相當一致;以及(四)在有應力及沒有應力的鰭式場效電晶體(FinFET)(110)側壁所發表的文獻實驗值也一一被重建出來.除此之外,透過此進階式有效質量近似的演算法,我們可以觀察與分析在P型複晶矽閘極P通道金氧半電晶體(負1.83 GPA)與全矽化閘極P通道金氧半電晶體(負2.29 GPA)所造成閘極電洞穿隧電流不同的起因. | zh_TW |
dc.description.abstract | We present an enhanced effective mass approximation (eEMA) algorithm with which one can straightforwardly calculate hole gate tunneling current Ig in (001) and (110) uniaxial compressive strained p-MOSFETs. The differences among the conventional EMA, enhanced EMA, and sophisticated six-band k dot p results are demonstrated. The algorithm is systematically validated in the various ways: (i) self-consistent Cg-Vg curve reproduction; (ii) satisfactory fitting of existing strain altered Ig data for both polysilicon, fully-silicided (FUSI), and metal gates; (iii) good agreement with literature mobility enhancement values for stress up to -3 GPa; and (iv) reasonable fitting of available experimental Ig-Vg curves in (110) sidewall-surface p-FinFETs with and without the stress. Moreover, with the use of the algorithm we can examine the origins of the observed Ig difference between polysilicon gate p-MOSFETs (-1.83 GPa) and FUSI ones (-2.29 GPa). | en_US |
dc.language.iso | en_US | en_US |
dc.subject | 應力 | zh_TW |
dc.subject | 閘極電洞穿隧電流 | zh_TW |
dc.subject | P通道金氧半場效電晶體 | zh_TW |
dc.subject | 金屬閘極 | zh_TW |
dc.subject | 全矽化閘極 | zh_TW |
dc.subject | stress | en_US |
dc.subject | hole gate direct tunneling | en_US |
dc.subject | p-MOSFET | en_US |
dc.subject | metal gate | en_US |
dc.subject | FUSI gate | en_US |
dc.title | 新穎六層k•p模擬器用於受應力(001)及(110)P型複晶矽,全矽化及金屬閘極P通道金氧半場效電晶體之閘極電洞穿隧電流 | zh_TW |
dc.title | A Novel Six-Band k•p Simulator for Hole Gate Tunneling Current in (001) and (110) Strained pMOSFETs with Polysilicon, FUSI, and Metal Gates | en_US |
dc.type | Thesis | en_US |
dc.contributor.department | 電子研究所 | zh_TW |
顯示於類別: | 畢業論文 |