Title: Using knowledge-based techniques on loop parallelization for parallelizing compilers
Authors: Yang, CT
Tseng, SS
Chuang, CD
Shih, WC
資訊工程學系
Department of Computer Science
Keywords: parallelizing compiler;data dependence testing;loop parallelization;parallel loop scheduling;knowledge-based;repertory grid analysis;speedup
Issue Date: 1-May-1997
Abstract: In this paper we propose a knowledge-based approach for solving data dependence testing and loop scheduling problems. A rule-based system, called the K-Test, is developed by repertory grid and attribute ording table to construct the knowledge base. The K-Test chooses an appropriate testing algorithm according to some features of the input program by using knowledge-based techniques, and then applies the resulting test to detect data dependences for loop parallelization. Another rule-based system, called the KPLS, is also proposed to be able to choose an appropriate scheduling by inferring some features of loops and assign parallel loops on multiprocessors for achieving high speedup. The experimental results show that the graceful speedup obtained by our compiler is obvious.
URI: http://hdl.handle.net/11536/587
ISSN: 0167-8191
Journal: PARALLEL COMPUTING
Volume: 23
Issue: 3
Begin Page: 291
End Page: 309
Appears in Collections:Articles


Files in This Item:

  1. A1997XB80600002.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.