Full metadata record
DC FieldValueLanguage
dc.contributor.author林宗亮en_US
dc.contributor.authorTzong-Liang Linen_US
dc.contributor.author高曜煌en_US
dc.contributor.authorDr. Yao-Huang Kaoen_US
dc.date.accessioned2014-12-12T02:13:57Z-
dc.date.available2014-12-12T02:13:57Z-
dc.date.issued1994en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#NT830436051en_US
dc.identifier.urihttp://hdl.handle.net/11536/59408-
dc.description.abstract本論文研發一應用於蜂巢式行動電話手機中之小體積,低電壓及高效率功 率放大器模組.利用混合式微波積體電路(Hybrid MIC)的設計方式,彎曲式 的微帶線布局及高介電常數的微波基板可縮小體積.並採用電路結構簡單 可縮小電路大小的Class F 電路組態,同時達到輸出功率及高效率 ,及減 低輸出匹配電路的功率損失.在不同的偏壓之下,功率放大器的最佳負載阻 抗是採用負載拖曳(Load-Pull)的量測方法,以利設計匹配電路.本放大模 組的功率加值型效率(Power-Added Efficiency)可達66%,與由理想的負載 線分析法(Load-Line Approach)所得的72.8%相比較,證實本模組已達高水 準. A compact size,low voltage,and high efficiency power amplifier module with applications to cellular mobile phone is designed and fabricated in this paper.The technology of hybrid MIC( Microwave Integrated Circuit) on high dielectric constant substrate and compact microstrip line routing are adopted for size reduction. The Class F circuit configuration with small matching circuit loss is adopted to achieve both high power and high efficiency.The optimum load impedance of the power module is searched by the load-pull method under various bias conditions.With the suitable matching network, the power-added efficiency of the module is up to 66%,compatible to the theoretical prediction 72.8% for load-line approach.zh_TW
dc.language.isoen_USen_US
dc.subject小體積;低電壓;高效率;F級放大器;負拖曳法;功率加值型效率;zh_TW
dc.subjectCompact Size;Low Voltage;High Efficiency;Class F Amplifier; Load-Pull Method;Power-Added Efficiency;en_US
dc.title小體積,低電壓及高效率蜂巢式行動電話功率放大器模組之研製zh_TW
dc.titleFabrication of A Compact Size , Low Voltage , and High Efficiency Cellular Mobile Phone Power Amplifier Moduleen_US
dc.typeThesisen_US
dc.contributor.department電信工程研究所zh_TW
Appears in Collections:Thesis