完整後設資料紀錄
DC 欄位語言
dc.contributor.authorKuo, Yi-Tingen_US
dc.contributor.authorChao, Hsueh-Yungen_US
dc.contributor.authorLi, Yimingen_US
dc.date.accessioned2014-12-08T15:07:40Z-
dc.date.available2014-12-08T15:07:40Z-
dc.date.issued2007en_US
dc.identifier.isbn978-1-4244-0636-4en_US
dc.identifier.urihttp://hdl.handle.net/11536/6035-
dc.description.abstractIntegrated circuit manufacturing and packaging are important issues in realization of advanced electron devices and solid-state circuits. In this paper we develop a minimal equivalent circuit extraction technique for the high-speed PCB circuit design. Different from the conventional one, the state-space equation is constructed based on the separate set of poles instead of the common set of poles. Illustrating example is performed to show the validity of the proposed method. The extracted equivalent circuit from the proposed method has circuit components two times fewer than those form the conventional one. Furthermore, the circuit extraction takes simulation time four times faster than that of the conventional one.en_US
dc.language.isoen_USen_US
dc.titleMinimal equivalent circuit extraction for high-speed PCB signal traces analysisen_US
dc.typeArticleen_US
dc.identifier.journalEDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGSen_US
dc.citation.spage515en_US
dc.citation.epage518en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000254170700130-
顯示於類別:會議論文