完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Hsieh, Yi-Bin | en_US |
dc.contributor.author | Kao, Yao-Huang | en_US |
dc.date.accessioned | 2014-12-08T15:08:29Z | - |
dc.date.available | 2014-12-08T15:08:29Z | - |
dc.date.issued | 2007 | en_US |
dc.identifier.isbn | 978-1-4244-0786-6 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/6545 | - |
dc.description.abstract | A new spread spectrum clock generator (SSCG) using double modulation is presented in this paper. Not only the divider is varied, but also the voltage controlled oscillator is modulated. This technique can enhance the modulation bandwidth so that the effect of EMI suppression is improved and can optimize the jitter caused by the Sigma Delta modulator. In addition, the method of two-path is applied to reduce the capacitance value such that the total integration can be achieved. The proposed SSCG has been fabricated in a 0.18um CMOS process. The clock of 1.5GHz with down spread ratio of 0.5% is realized for applications to serial ATA. The 19.63dB EMI reduction (RBW=10KHz) and 35ps-pp period jitter are achieved in this study. The size of chip area is 0.44x0.48mm(2). The power consumption is 27mW. | en_US |
dc.language.iso | en_US | en_US |
dc.title | A new spread spectrum clock generator for SATA using double modulation schemes | en_US |
dc.type | Article | en_US |
dc.identifier.journal | PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE | en_US |
dc.citation.spage | 297 | en_US |
dc.citation.epage | 300 | en_US |
dc.contributor.department | 傳播研究所 | zh_TW |
dc.contributor.department | Institute of Communication Studies | en_US |
dc.identifier.wosnumber | WOS:000252233200068 | - |
顯示於類別: | 會議論文 |