Title: Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign
Authors: Lee, Ren-Jie
Chen, Hung-Ming
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
Keywords: Package-board codesign;pin-block floorplanning;pin-out designation
Issue Date: 1-Aug-2009
Abstract: Deep submicrometer effects drive the complication in designing chips, as well as in package designs and communications between package and board. As a result, the iterative interface design has been a time-consuming process. This paper proposes a novel and efficient approach to designating pin-out, which is a package ball chart describing pin locations for flip-chip BGA package when designing chipsets. The proposed approach can not only automate the assignment of more than 200 input/output (I/O) pins on package, but also precisely evaluate package size which accommodates all pins with almost no void pin positions, as good as the one from manual design. Furthermore, the practical experience and techniques in designing such interface has been accounted for, including signal integrity, power delivery and routability. This efficient pin-out designation and package size estimation by pin-block design and floorplanning provides much faster turn around time, thus enormous improvement in meeting design schedule. Our pin-block design contains two major parts. First, we have pin-block construction to locate signal pins within a block along the specific patterns. Six pin patterns are proposed as templates which are automatically generated according to the user-defined constraints. Second, we have pin-blocks grouping to group all pin-blocks into package boundaries. Two alternative pin-blocks grouping strategies are provided for various applications such as chipset and field-programmable gate array (FPGA). The results on two real cases show that our methodology is effective in achieving almost the same dimensions in package size, compared with manual design in weeks, while simultaneously considering critical issues and package size migration in package-board codesign.
URI: http://dx.doi.org/10.1109/TVLSI.2009.2017795
http://hdl.handle.net/11536/6888
ISSN: 1063-8210
DOI: 10.1109/TVLSI.2009.2017795
Journal: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Volume: 17
Issue: 8
Begin Page: 1087
End Page: 1098
Appears in Collections:Articles


Files in This Item:

  1. 000268282700010.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.