標題: RLC樹狀電路之降階模型
Model Order Reduction for RLC Tree
作者: 吳建賢
Chien-Hsien Wu
林清安
Ching-An Lin
電控工程研究所
關鍵字: RLC樹狀電路;降階模型;RLC tree;Model Order Reduction
公開日期: 2002
摘要: 我們提出一種轉移函數係數匹配法--- 以兩個極點一個零點的二階轉移函數近似---來求得數樹狀電路的降階模型,而轉移函數的係數可用KVL所表示的矩陣代入簡易的公式計算出來,我們亦提出明確的公式來計算步階響應的延遲時間、上升時間和最大超越量;由模擬結果得知,我們提出的方法比僅用兩個極點的二階轉移函數近似,更能精確估計系統的性能。我們亦將之前所提出的一些降階方法應用在RLC樹狀電路上並做比較,這些方法分為兩大類--- 轉移函數係數匹配法和奇異值分解法;將模型降為同樣階數的情況下,奇異值分解法會得到較近似的模型,然而,轉移函數係數匹配法的計算複雜度較小。
We propose a two-pole one-zero second-order approximation for transfer function based on the moment matching method for RLC trees. Fundamental loop matrix formulation of circuit equations allows efficient and simultaneous computations of moments at all the nodes. Explicit formulas for step response parameters such as delay time, rise time, overshoot, etc., are given. The simulations show that the method we propose is improved accuracy over existing second-order approximation. We also compare the algorithms that have been proposed by applying them to three examples of RLC trees. The algorithms are separated by two methods--- the moment matching methods and the singular value decomposition (SVD) based methods. The SVD based methods lead to smaller error than the moment matching based methods when we consider the reduced models of the same dimension. But the moment matching based methods are numerically more efficient than the SVD based methods.
URI: http://140.113.39.130/cdrfb3/record/nctu/#NT910591064
http://hdl.handle.net/11536/71042
顯示於類別:畢業論文