完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Huang-Yuen_US
dc.contributor.authorChang, Yao-Wenen_US
dc.date.accessioned2014-12-08T15:10:10Z-
dc.date.available2014-12-08T15:10:10Z-
dc.date.issued2009en_US
dc.identifier.issn1531-636Xen_US
dc.identifier.urihttp://hdl.handle.net/11536/7763-
dc.identifier.urihttp://dx.doi.org/10.1109/MCAS.2009.933855en_US
dc.description.abstractAs IC process geometries scale down to the nanometer territory, industry faces severe challenges of manufacturing limitations. To guarantee high yield and reliability, routing for manufacturability and reliability has played a pivotal role in resolution and thus yield enhancement for the imperfect manufacturing process. In this article, we introduce major routing challenges arising from nanometer process, survey key existing techniques for handling the challenges, and provide some future research directions in routing for manufacturability and reliability.en_US
dc.language.isoen_USen_US
dc.titleRouting for Manufacturability and Reliabilityen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/MCAS.2009.933855en_US
dc.identifier.journalIEEE CIRCUITS AND SYSTEMS MAGAZINEen_US
dc.citation.volume9en_US
dc.citation.issue3en_US
dc.citation.spage20en_US
dc.citation.epage31en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.identifier.wosnumberWOS:000270433000003-
dc.citation.woscount1-
顯示於類別:期刊論文


文件中的檔案:

  1. 000270433000003.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。